Abstract: This paper attempts to implement an elegant Variable Structure Controller (VSC), with a view to regulate the output voltage and improve the power quality of input current of a Single-Ended Primary Inductance Converter (SEPIC) through the use of a DSPIC processor. It aims to exploit the advantages of ease of implementation and robustness of VSC, which facilitates to produce an output that is independent of input voltage, circuit parameters and/or output load. The DSPIC card is designed to perform the function of a VSC, besides serving to generate trigger pulses for the power switches. Simulation and experimental results are presented to demonstrate the merits of the proposed approach.
Introduction
DC-DC converters are popularly used with switch mode power supplies. They exhibit complex dynamic behaviour due to their nonlinear nature, resulting from repeated switching operation [5, 15] . The Single-Ended Primary Inductance Converter (SEPIC) has become a popular topology that finds applications in distributed power systems and battery chargers. However there is still considerable scope for improvement in its time response characteristics and enhancement of power quality.
The SEPIC structure is consisted of two inductors, two capacitors and a diode in its configuration. It produces output voltages that are lower or higher than the input voltage and also of the same polarity as the input voltage in contrast with the boost, buck-boost and CUK converters. The dc blocking capacitor in the power path offers some degree of isolation between the input and output voltages, thereby protecting the complete system. The switching voltages are clamped by capacitors, so that the ringing caused by the leakage inductance is of little or no consequence in a SEPIC converter. The input inductor serves to avoid a pulsating input current as in the case of a conventional buck boost converter.
A small signal model for a current mode controlled SEPIC converter has been developed [14] . A current controlled PWM switch model based on the average large and small signal models of a current programmed SEPIC converter to operate in continuous conduction mode has been built [11] . A dynamic model of a non-isolated and isolated SEPIC converter has been proposed [8] . An average switch model to represent the power devices has been suggested [3] . A posicast controller has been designed for a DC-DC buck converter in order to lower the noise in the control signal [9] .
An improved power quality has been found to significantly relieve the burden of the input ac source. The most commonly used power factor (PF) correction circuit has been the boost PF pre-regulator. However, the main disadvantage of the boost converter has been that the output voltage tends to be higher than the input voltage over the entire input range [1, 4] . A continuous conduction mode SEPIC converter has been proposed for power factor correction [6] . A new topology of SEPIC converter has been designed for power factor correction applications [13] .
The control strategy has been found to greatly influence the effective operation of a SEPIC converter [7, 10] . Hence it is proposed to design a control algorithm suitable for SEPIC and implement it with a state-of-the-art processor in order to achieve an improved time response and the desired power quality.
Problem Formulation
The objective of this paper is to model a SEPIC converter in the state space domain, build the sliding mode strategy and evaluate the performance through simulation and hardware implementation. The DSPIC processor is to be programmed to generate PWM signals for the power switch in the converter, besides performing the role of a Proportional Integral (PI)/ Sliding Mode(SM) controller. The simulated performance is to be validated through experimental results.
Modelling
Most modelling concepts in power electronics are mainly intended to express the nonlinear time varying phenomena in a mathematical form [2, 12, 16] to permit the incorporation of a suitable controller. The state space averaging method which serves to bring out explicitly the static and dynamic characteristics of the system is used to build the control algorithm.
The state matrix governing the operation of the SEPIC, with power switch on is:
With power switch off:
Using state space averaging technique the final state matrix reduces to the form:
Control Strategy
The desired objective is inserted into the controller through the design of a switching surface, predicted from the switching pattern. The converter is forced to switch across this sliding surface through the construction of a switching control law, which satisfies a set of necessary conditions for the operation of the sliding mode.
The switching function is chosen to be: 
The input current and output voltage are measured and controlled directly. This is equivalent to setting gains 2 g and 3 g to zero. Thus the sliding surface will be:
The term D representing duty cycle in equation (3) is replaced by a variable u, such that it depends on the state of the switch.
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Thus the overall state space model is given by: 
The control law is expressed as:
A necessary condition for the sliding surface to exist is:
where t g is the gain matrix and 4 A is fourth column of matrix A of the overall state space model at which u is set to zero. The above matrix is reduced with a view to determining the criterion for calculation of gain.
If the sliding condition exists, then the system trajectory will move along the designed sliding surface, so long as the above two conditions are satisfied.
Simulation Results
The scheme is simulated using MATLAB SIMULINK. The buck/boost converter parameters are chosen as 1 0.1 The output voltage and current corresponding to a load of 1 kW for both buck and boost modes of the SEPIC are depicted in Figs. 2 and 3 . Sudden changes in load and supply are introduced at 0.06 s t = and 0.08 s t = , respectively, in order to evaluate the robustness of the controllers. The load current increases as seen in Figs. 2 and 3 due to the occurrence of a load disturbance at 0.06 s . However, the SM controller is designed in such a way as to modify the duty cycle, in order to minimize the error generated because of the deviation of the output from its reference value and to maintain the desired output voltage in both cases
The input current frequency spectra displayed in Figs. 4 and 5 are obtained for the same operating state. It is observed that both PI and SM controllers offer more or less the same power quality, which is further substantiated through a THD (Total Harmonic Distortion) versus Power Factor graph shown in Fig. 6 . The THD computed for output voltage at the same operating point, depicted in the bar diagram in Fig. 7 brings out the role of the SM controller. The SM controller, besides regulating the output voltage, reduces the wide distortion in the input current. It can be noticed that there is minimal overshoot during start-up while using the SM controller, thus highlighting the superiority of the SM controller. The conventional PI controller is seen to offer a second order response with a higher peak overshoot. However the SM controller is observed to give a first order response with no overshoot. It follows from Table 1 that the time response specification of an SM controller is far better than that of a PI controller for a SEPIC. 
Hardware Implementation
The prototype model shown in Fig. 8 is built for 5kW and tested for similar values of load powers. DSPIC is a single chip embedded controller that seamlessly integrates the control attributes of a microcontroller with the computation throughput capabilities of DSP in a single core. The DSPIC processor is programmed to function both as a PWM generator and an SM controller. The algorithm is tailor-made to calculate the switching function for the SM controller, which in turn serves to alter the duty cycle of the SEPIC converter. The PWM pulses and the steady state output voltage waveform obtained from the prototype are displayed in Figs. 9 and 10 respectively. 
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The experimental results obtained over a wide range of load variations seen in Table 2 closely compare with the simulated performance. The entries in Table 3 serve to highlight the regulating action of the SM controller. 
Conclusion
A DSPIC processor has been programmed to generate the trigger pulses for the power switch in a SEPIC buck/boost converter and function as a PI/SM controller. The implementation of the designed control algorithm has been found to offer very good time response performance and acceptable power quality, in addition to regulating the output voltage. The results having demonstrated the suitability of the proposed approach for use in critical applications, will go a long way in enhancing the scope of such converters.
